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Abstract 
 
 
The field-effect mobility of graphene devices is discussed. 
We argue that the graphene ballistic mean free path, Lball 
can only be extracted  by taking into account both, the 
electrical characteristics and the channel length dependent 
mobility. In doing so we find a ballistic mean free path of 
Lball=300±100nm at room-temperature for a carrier 
concentration of ~1012cm-2 and that a substantial series 
resistance of around 300Ωμm has to be taken into account. 
Furthermore, we demonstrate first quantum capacitance 
measurements on single-layer graphene devices. 
 
Introduction 
 
With the need to ever further improve the performance of 
field-effect transistors (FETs) researchers are evaluating 
various novel channel materials. The most recent candidate 
that has sparked a substantial amount of excitement is 
graphene. Graphene occurs to be an ideal choice for FET 
applications since it combines a) an ultra-thin body for 
aggressive channel length scaling with b) excellent 
intrinsic transport properties [1-4] similar to carbon 
nanotubes but with c) the chance to pattern the desired 
device structures within a top-down lithographical 
approach [5,6]..  
 
Mean Free Path Extraction 
 
First, we will discuss devices that utilize the silicon 
substrate as a back-gate. This approach reduces the 
likelihood of multiple-step sample processing - as 
necessary for a top-gate - impacting the electrical 
properties of graphene. We have fabricated FETs of 
various channel lengths (L) and widths (W) using heavily 
p-doped Si substrates covered with 300nm SiO2, as shown 
in Fig. 1. Exemplary Id-Vgs characteristics of four devices 
with distinctly different L are shown in Fig. 2. One can 
clearly identify the expected ambipolar device 
characteristics with a minimum close to Vgs=0 that is 
associated with the Dirac point of graphene. Fig. 3 
illustrates schematically how the gate voltage impacts the 
transport through the graphene layer. While we observe 
that Id(Vgs)/W varies from device to device, we find that 
device characteristics of FETs with L in the one 
micrometer range and below exhibit almost identical 
transconductance per channel width (gm/W) (top of Fig. 2). 
For L>2μm on the other hand, gm/W decreases  
 
   
 
 
 
 
monotonically with increasing L as evident from the 
bottom part of Fig. 2. All measurements were performed in 
the linear Id-Vds range with Vds=-10mV (Fig. 4). When 
employing diffusive transport equations to determine μ, a 
rather peculiar mobility versus channel length dependence 
is revealed (dots in Fig. 5). [Note, that our approach is 
different from other groups’ extraction of mobility in that 
we are using gm instead of Id/(Vgs-VDirac). Since graphene 
FETs do not turn off for any gate voltage due to the 
absence of an energy gap, Id/(Vgs-VDirac) is an inappropriate 
measure of the device mobility and overestimates μ 
substantially. In addition, this approach results in a non-
physical Vgs dependence of μ.] For L larger than around 
1μm, μ is constant indicating diffusive transport. However, 
for smaller channel lengths, μ decreases linearly with 
decreasing L. The linear dependence of μ on L is simply a 
result of the fact that gm/W is almost independent of L for 
constant Cox/(WL) and Vds. There are two explanations for 
the observed “artificial” degradation of mobility with 
decreasing L. 1) μ(L) decreases with L since a substantial 
series resistance that does not scale with L is present in the 
devices. 2) μ(L) decreases since the channel length 
Fig. 1: Scanning electron microscopy images of 
back-gated graphene field-effect transistors with 
various channel lengths and widths. 
  
 
 
 
becomes comparable to the scattering length λ and devices 
exhibit ballistic or quasi-ballistic transport properties. One 
of the common approaches to extract the mean free path of 
graphene FETs is by purely relying on the device transfer 
characteristics and assuming that any conductivity 
difference from the ballistic limit arises from scattering in 
the channel. Mean free paths of 10-100nm are frequently 
extracted in this way [7]. Employing the same approach 
for our devices indeed results in a ballistic mean free path 
of around 100nm. However, this value is inconsistent with 
the obtained μ(L) plot in Fig. 5. A much too steep fit (not 
shown) is obtained for this λ-value. 
 
 
 
Instead, using exclusively the data from Fig. 5 would result 
in a ballistic mean free path of around 600nm when 
employing μ=μ0*L/(λ+L). The apparent inconsistency 
between the two methods can be overcome and a coherent 
picture can be obtained if both aspects 1) and 2) from 
above are considered simultaneously. The black curve in 
Fig. 5 considers both, the transition into the ballistic 
regime as well as a length independent series resistance. 
We extract a mean free path of 300±100nm and a series 
resistance of around 300Ωμm (R*W) that can explain our 
Id-Vgs and μ(L) data sets consistently. Such an additional 
resistance is not as surprising as it appears at a first glance.  
In fact, an intrinsic, graphene related series resistance has 
been previously observed and was explained by the 
presence of an internal p/n junction inside the graphene 
and by contact induced scattering at the metal/graphene 
interface [8]. Here we show that extracting the intrinsic 
graphene properties requires considering this series 
resistance and that it is important to design devices 
accordingly. Note, that our statement about the ballistic 
mean free path value is only valid for high enough carrier 
concentrations (ns) since gm is extracted in the linear Id-Vgs 
regime at voltages that correspond to ns-values of around 
1012cm-2 and above.  
 
Quantum Capacitance Measurements 
 
Next, we turn our attention to the device capacitance. In 
order to verify that the calculated Cox values used to extract 
Fig. 2: Room-temperature current per channel width 
vs. Vgs for four samples with different channel length 
L. Vds=-10mV and tox=300nm SiO2. 
Fig. 3: Schematic of the band movement of 
graphene as a function of Vgs. The resulting V-
shaped Id-Vgs is shown on the right. High currents 
are obtained for both positive and negative gate 
voltages.
μ are accurate and to elucidate on the impact of scaling, we 
have performed C-V measurements on various top-gated 
graphene FETs. The device layout as well as an SEM 
image of a representative device is shown in Fig. 6. 
Considering the conducting graphene layer without a band 
gap as the counter electrode to the metal top gate, one may 
expect to measure a constant capacitance Cox. However, as 
illustrated in the capacitor network in Fig. 6, the so-called 
quantum capacitance needs to be taken into account for 
low-dimensional systems in general. The quantum 
capacitance Cq describes the response of the charge inside 
the channel to the conduction and valence band movement. 
 
 
 
 
 
 
Cq is proportional to the density of states (DOS). While Cq 
is large in conventional systems and can be neglected 
accordingly, it can be very small in low-dimensional 
devices in this way becoming the dominant contribution to 
the total capacitance Ctot. 
 
       
 
 
 
Fig. 5: Mobility versus channel length extracted for 
various graphene FETs assuming diffusive transport 
conditions. Fig. 7: Id-Vgs (top) and total capacitance (bottom) 
for a top-gated single layer and multi-layer 
graphene FET with 10nm Al2O3. 
Fig. 4: Id-Vds characteristics of a back-gated graphene 
FET at room-temperature. 
Fig. 6: Bottom: Schematic layout of a top-gated 
graphene FET. Top: Partially-gated device (left) and 
capacitance components involved (right). 
Fig. 7 shows Id-Vgs and Ctot-Vgs measurements for a 
single- and a multi-layer graphene FET. While both 
devices show a clear variation of current with gate 
voltage independent of the number of graphene layers, 
Cq only shows a pronounced Vgs-dependence for the 
single layer graphene FET. As illustrated in the inset of 
the bottom graph of Fig. 7, the difference in DOS (~Cq) 
is the key to understand this behavior, a distinguishing 
fact that had not been noticed previously. Next we 
extract Cq(E) from the measurements using the capacitor 
network in Fig. 6. For a constant oxide and trap 
capacitance of Cox=5.6fF/μm2 and Ctr=10fF/μm2 
respectively the anticipated Cq(E)-dependence is 
obtained (Fig. 8). Not only is the extracted Cox-value 
close to the geometrical value of 5.8fF/μm2, but the 
actual Cq-values as a function of energy are the same for 
different single-layer graphene devices and are 
following the theoretical expectation when assuming a 
density of states π22/ FvaEDOS ?= with a=1. Note, 
that this DOS is a quarter of the usually found 
expression. While the high ac voltage of 0.2V employed 
to perform the capacitance measurement can explain a 
reduction of Cq by a factor of two [9], it is currently 
unclear why our experimental data are off by another 
factor of 2. We note that the conversion of the gate 
voltage axis into an energy axis is a possible source of 
error in this context. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Conclusion 
 
In conclusion, we measured mobility vs. channel length for 
back-gated graphene FETs and identified the existence of a 
series resistance in the vicinity of the graphene contact 
area. Using both, the Id-Vgs characteristics and μ(L) data, 
we are able to extract the mean free path of the graphene 
channel to be 300±100nm for graphene FETs fabricated on 
SiO2 substrates. Next, we showed first capacitance 
measurements on top-gated FETs and extracted the 
quantum capacitance of graphene. Our experimental 
findings give critical insights into the importance of Cq for 
scaled graphene FETs. Even in the case of tox=10nm as in 
the present case, the small Cq-value close to E=0 
dominates the total device capacitance and needs to be 
included in the mobility extraction for the corresponding 
carrier concentrations. More aggressively scaled graphene 
FETs require taking into account an even larger energy - 
and correspondingly carrier concentration - range. Our 
results also indicate that for the thick oxides used in the 
back-gated devices we have analyzed above, it is justified 
to ignore Cq at the gate voltage levels used to extract μ. 
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Fig. 8: Extracted quantum capacitance Cq as a 
function of energy. For E=0 a vanishing quantum 
capacitance is expected at the Dirac point. The finite 
measured values around E=0 are a result of the 
impact from “electron-hole puddles” in the 
substrate. 
